/*
 * Verilog standard primitive gates
 */

module test;
 reg r1, r2;
 wire res;
 
 and2 anAnd(r1, r2, res);

 initial begin
  r1 = 0;
  r2 = 0;
  #1
  $write("res =  %d", res);
 end
endmodule
